## COURSE OBJECTIVES:

- To analyze and design combinational circuits.
- To analyze and design sequential circuits
- To understand the basic structure and operation of a digital computer.
- To study the design of data path unit, control unit for processor and to familiarize with the hazards.
- To understand the concept of various memories and I/O interfacing.

UNIT I
COMBINATIONAL LOGIC
Combinational Circuits - Karnaugh Map - Analysis and Design Procedures - Binary Adder Subtractor - Decimal Adder - Magnitude Comparator - Decoder - Encoder - Multiplexers Demultiplexers

UNIT II
SYNCHRONOUS SEQUENTIAL LOGIC
Introduction to Sequential Circuits - Flip-Flops - operation and excitation tables, Triggering of FF, Analysis and design of clocked sequential circuits - Design - Moore/Mealy models, state minimization, state assignment, circuit implementation - Registers - Counters.

## UNIT III

COMPUTER FUNDAMENTALS
Functional Units of a Digital Computer: Von Neumann Architecture - Operation and Operands of Computer Hardware Instruction - Instruction Set Architecture (ISA): Memory Location, Address and Operation - Instruction and Instruction Sequencing - Addressing Modes, Encoding of Machine Instruction - Interaction between Assembly and High Level Language.

## UNIT IV

PROCESSOR
Instruction Execution - Building a Data Path - Designing a Control Unit - Hardwired Control, Microprogrammed Control - Pipelining - Data Hazard - Control Hazards.

## UNIT V

MEMORY AND I/O
Memory Concepts and Hierarchy - Memory Management - Cache Memories: Mapping and Replacement Techniques - Virtual Memory - DMA - I/O - Accessing I/O: Parallel and Serial Interface - Interrupt I/O - Interconnection Standards: USB, SATA

45 PERIODS

## PRACTICAL EXERCISES:

30 PERIODS

1. Verification of Boolean theorems using logic gates.
2. Design and implementation of combinational circuits using gates for arbitrary functions.
3. Implementation of 4-bit binary adder/subtractor circuits.
4. Implementation of code converters.
5. Implementation of BCD adder, encoder and decoder circuits
6. Implementation of functions using Multiplexers.
7. Implementation of the synchronous counters
8. Implementation of a Universal Shift register.
9. Simulator based study of Computer Architecture

## COURSE OUTCOMES:

At the end of this course, the students will be able to:
CO1 : Design various combinational digital circuits using logic gates
CO2 : Design sequential circuits and analyze the design procedures
CO3 : State the fundamentals of computer systems and analyze the execution of an instruction
CO4 : Analyze different types of control design and identify hazards
CO5 : Identify the characteristics of various memory systems and I/O communication
TOTAL: 75 PERIODS

## TEXT BOOKS:

1. M. Morris Mano, Michael D. Ciletti, "Digital Design : With an Introduction to the Verilog HDL, VHDL, and System Verilog", Sixth Edition, Pearson Education, 2018.
2. David A. Patterson, John L. Hennessy, "Computer Organization and Design, The Hardware/Software Interface", Sixth Edition, Morgan Kaufmann/Elsevier, 2020.

## REFERENCES:

1. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Naraig Manjikian, "Computer Organization and Embedded Systems", Sixth Edition, Tata McGraw-Hill, 2012.
2. William Stallings, "Computer Organization and Architecture - Designing for Performance", Tenth Edition, Pearson Education, 2016.
3. M. Morris Mano, "Digital Logic and Computer Design", Pearson Education, 2016.

## CS3351 - DIGITAL PRINCIPLES \& COMPUTER ORGANIZATION

## UNIT II

## SYNCHRONOUS SEQUENTIAL LOGIC

Introduction to Sequential Circuits - Flip-Flops - operation and excitation tables, Triggering of FF, Analysis and design of clocked sequential circuits - Design - Moore/Mealy models, state minimization, state assignment, circuit implementation - Registers - Counters.

Sequential Circuits
Block Diagram of Sequential Circuit


* Consists of a Combinational circuit to which storage elements are connected to form a feedback path.
- The storage elements are devices capable of storing binary information.
- Binary information stored in these elements at any given time defines the state of the sequential circuit at that time.
* The outputs in a sequential circuit are a function not only of the expats, but also of the present state of the storage elements.
- The next state of the storage elements is also a function of external inputs and the present state.
* A sequential circuit is specified by a time sequence of inputs, outputs and internal states.

| oNo. Combinational circuits | sequential circuits |
| :--- | :--- | :--- |
| 1. The outputs at any time | The outputs are a function |
| are determined from the | not only of the inputs, but |
| present combination of | also of the present state |
| inputs |  |
| 2. Memory unit is not required | Memory unit is required to |
| store the past information |  |
| storage elements |  |
| 3. Faster in speed | slower than combinational  <br> circuits  <br> 4. Easy to design Comparatively harder to design <br> 5. Ex: Parallel Adder Ex: Serial Adder. |

Classification of Logic arcuits:


Logic Circuit
 combinational


Moore circuit Mealy circuit


8 ynchronous sequential circuits:

* A synchronous sequential circuit is a system whose behaviour can be defined from the knowledge of its signals at discrete eristants of lime.
* employs signals that affect the storage elements only at discrete instants of time.
* Synchronization is achieved by a timing device called a clock generator that provides a periodic train of clock, pulses.
* Use clock pulses in the inputs of storage elements called clocked sequential circuits.
$\rightarrow$ The storage elements used in clocked sequential circuits are called flip-flops.
* A flip-flop is a binary storage device capable of storing one bit of information.

Synchronous Clocked Sequential Circuit


Timing diagram of clock pulses


* The outputs can come either from the combinational circuit or from the flip-tlops on both
* The flip -flops receive their inputs from the combinational circuit and also from a clock signal with pulses That occur at fixed intervals of time.
$\rightarrow$ The skate of the flip-flops can change only during a clock pulse transition.
* When a clock pulse is not active, the feedback loop is broken because the flip-flop outputs cannot change even if the outputs of the combinational circuit driving their inputs change in value.
$\rightarrow$ The transition from one state to the next occurs only at predetermined time intervals dictated by the dock pulses.

| S. No | Synchronous sequential circuits Asynchronous Sequential ciraits |
| :---: | :---: |

1. Memory elements are clocked Flip - flops
2. The change in input signals can affect memory element upon activation of clock signal.
3. The maximum operating speed of clock depends on time delays involved
4. Easier to design

Memory elements are either unlocked Flip-flops or time-delay elements
The change in input signals can affect mernory element at any instant of time

Because of the absence of clock, it can operate faster than synchronous circuits
More difficult to design

Storage Elements

1. Latches
2. Flip-flops

* A flip-flop is a binary storage device capable of storing one bit of information.
* can maintain a binary state in definetely until direlbd by an input signal to switch states.
- Types based on i) the number ob inputs
ii) The manner in which the inputs affect the binary stale.

Latches:

* Basic types of flip-flops operate with signal levels and are referred to as latches.
- basic circuits from which all flip-flops are constructed.
* They are not practical for use in synctronoces sequential circuits.

Latches
(1) SR Latch
(2) D latch
(1) SR Latch

* The SR latch is a circuit with two cros-coupled NOR gates or two cross-coupled NAND gates.
* Two inputs : $S \rightarrow$ set
$R \rightarrow$ Reset
a) SR Latch using NOR gates:

Two states
i) Set State: $Q=1, Q^{\prime}=0$
ii) Reset state: $Q=0, Q^{\prime}=1$

* Undefined Scale: ip $\rightarrow$ both $=1$. Dip $\rightarrow 0$

Logie Diagram


Logic symbol


Function Table
$\left.\begin{array}{|cc|cc|}\hline S & R & Q & Q^{\prime} \\ \hline 1 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 \\ \hdashline 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 \\ \hdashline \cdots & 1 & 0 & 0 \\ 1 & 1 & (\text { after } S=1, R=0)\end{array}\right\}$ set Stater $\left.\left.S=0, R=1\right)\right\}$ Reset state
$S=0, R=0$

* Under normal conditions, both inputs of the latch remain at 0 . unless the state has to be changed.
* Latch can be in either lie set or reset state.
$S=1, R=0$ (Set state)
* $S=1$, input causes the latch to go to the set state
* The $S$ input must go back to 0 before any other changes to avoid the occurrence of the unedefcred state. $S=0, R=1$ (Reset state)
* $R=1$, the latch shifts to reset state.
* $R$ - go back to 0 , The arcuit remains in the reset state.

$$
S=1, R=1
$$

* outputs go to o
* undefined state, unpredictable next state outputs: $Q \& Q^{\prime} \rightarrow$ complement of each other.
b) $S R$ Latch using NAND gates: ( $S^{\prime}-R^{\prime}$ Latch)

Logic diagram


Logic Symbol $\vec{S} \bar{R}$


Function Table

| $S$ | $R$ | $Q$ | $Q^{\prime}$ |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 |$\quad($ after $S=1, R=0)$

$$
S=1, R=1
$$

* Inputs normally at 1 unless the state of the catch has to be changed
$S=0, R=$ ) (set state)
* Apply $S=0$, in put causes output $Q$ to go th 1 .
* latch in the set state
* 8 input goes back to 1 , the circuit remains in the set state.
$S=1, R=0$ (Reset state)
* change $R=0$, the circuit. goes to reset state.
* $R$ goes bact to 1 , the circuit remains in the reset state $S=0, R=0$
* undefcried state.
C) SR Latch with Control Input

Logic diagram


Function Table

| $C$ | $S$ | $R$ | Next State of $Q$ |
| :--- | :---: | :---: | :--- |
| 0 | $x$ | $x$ | No change |
| 1 | 0 | 0 | No change |
| 1 | 0 | 1 | $Q=0$, Reset State |
| 1 | 1 | $0 \vdots$ | $Q=1$, Set state |
| 1 | 1 | 1 | Indeterminate |

* SR Latch with two additional NAND gates
* control criput $C$ acts as an enable signal for the other two inputs.
$c=0$;
"WAND $\rightarrow$ logic 1
* The circuit remains in its current state
* dis cables the circuit, the output does not change regardless of the values of $S$ and $R$.
$c=1$ :
* information from the $S$ or $R$ input is allowed to affect the SR latch.
i) Set state:

$$
S=1, R=0, C=y
$$

ii) Reset State:

$$
S=0, R=1, c=1
$$

ii) Undefined state/ indeterminate condition

$$
S=1, R=1, C=1
$$

iv) $C=1, s=0, d=0$.

* circuit does not change.
(2) D Latch: (Transparent Latch)
* To eliminate the cendesirable condition of the indeterminate state in the SR latch is to ensure that inputs $\delta$ and $R$, are never equal to $I$ at the same input.
$\rightarrow$ done in the $D$ latch.

Logic diagram


Function Table

| $C$ | $D$ | Next state of $Q$ |
| :--- | :--- | :--- |
| 0 | $x$ | No change |
| 1 | 0 | $Q=0$, Reset state |
| 1 | 1 | $Q=1$, Set State |

* Latch has two inputs: $D$ (data) and $C$ (control) $C=0$
* The circuit cannot change state regardless of the value of $D$.
$C=1$
* The $D$ input is sampled

$$
D=1:
$$

* The $Q$ output goes to $1 \rightarrow$ set state $D=0$ :

D Latch:

* Use us a temporary storage for binary uiformation betcucion a unit and ils environment.
* Bunary in formation present at the data ciput of the $D$ latch is Fransegesed to the a output when the control siput is enabled.

Flip-flops

* The state of a latch or flip-ftop is switched by a change in the control input
- The momentary change is called a trigger
- Transition it causes is said to trigger the fliptlop.
* A sequential circuit has a feedpack path from the outputs of the flip-flops to the input of the combinational circuit.
Latch $\rightarrow$ responds to a change in the level of a clock pulse flip -flop $\rightarrow$ trigger it only during a signal transition.

Clock Response in Latch and Flip-flep
(a) Response to positive level

(b) Positive-cdge response

(c) Negative -edge response


* A clock pulse goes through two transitions:
$\rightarrow$ from 0 to 1 and return from 1 to 0 .
Edge Triggered Flip-frops:
* change state either at the positive edge or at the negative edge of the clock pulse and is sensitive to its inputs only at the transition of the clock.
Types:

1) SR Flip -flop
2) $\mathrm{J}-\mathrm{k}$ Flip-flop
3) $D$ flep-flop
4)T Flip-flop.
b) SR Flip -Flop:

* Similar to S-R Latch
- enable signal is replaced by clocks pulse (CLK))
* The $S$ and R vipuls are called synchronous inputs because data on the ciputs are transferred to the Flip-Flop's output only on the triggering edge of the clock pulse.

Loge diagram
 Logic symbol


Function Table

| CLK | $S$ | $R$ | State |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | No change |
| 1 | 0 | 1 | Reset |
| 1 | 1 | 0 | Set |
| 1 | 1 | 1 | Indeterminate |

Input and output waveforms

D) Flep-flop:

* Constructed with two D latches and an inverter

* The first latch is called the master and Silurid the slave.
- The circuit samples the $D$ eriput and changes its output $Q$ only at the negative-edge of the clock,
$C_{1} k=0^{\prime}$.
When the clock is 0 , the output of the inverter is 1 * The slave latch is enabled and is output $Q$ is equal to the master output $Y$.
The master latch is disabled because elk $=0$,
(INKI When the input pulse changes to the logic l level, the data from the external $D$ input is transferred to the master.
$\rightarrow$ The slave is disabled long as the clock remains in the 1 level.
* The output of the flip-flop can change only during the transition of the clock from 1 to 0 .

Graphic Symbol

construction of an edge-triggered $D$ flip-flop uses three SR Latches:


* Two latches respond to the external $D($ data) and CLK (clock) inputs
* Third latch provides the outputs of the thipflop.
$C L K=0$
* logier I level.
* The output to remain in its present state.

$$
\frac{D=0, C L K=1}{* R=0}
$$

* Flip-Hop goes to reset state

$$
* Q=0
$$

$$
D=1, C L K=1
$$

* 8 changes to 0
* Flip-flop goes to set state
* $Q=1$
* When the input clock in the positive-adge-triggesed flip-flop makes a positive transition
- the value of $D$ is transferred to $Q$.
* A negative transition from 1 to o does not affect the output.

Characteristic Table:

| $D$ | $Q(t+1)$ |  |
| :--- | :--- | :--- |
| 0 | 0 | Reset |
| 1 | 1 | Set |

$Q(t+1) \rightarrow$ next state one clock period later.

Characteristic Equation:

$$
Q(t+1)=D
$$

* The next state of the output will be equal to the value of input $D$ in the present state.

Graphei Symbol for Edge-Triggered D Flip-Flop
(a) Positive-edge
(b) Negative-edge


* Most economical and efficient flip-flop consliuctidor is the edge-triggered (1) flip-flop
- It requires the smallest number of gates.
* Other lypes of oflip-ftops can be constructed by using the D) flup-flop and external logic.
3.) J-k Flip-flop:

Jfk $\rightarrow$ Jack kilby.

* Two inputs $j($ set ) and $k$ (reset)

Three operations:
i) Set it to 1
ii) reset it to 0
iii) complement the output.
circuit diagram constructed with a $D$ flip-flop and gates

characteristic Table

| $J$ | $K$ | $Q(t+1)$ |  |
| :--- | :--- | :--- | :--- |
| 0 | 0 | $Q(t)$ | No change |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $Q^{\prime}(t)$ | complement |

Characteristic Equation

$$
\begin{gathered}
Q(t+1)=J Q^{\prime}+k^{\prime} Q \\
D=J Q^{\prime}+k^{\prime} Q
\end{gathered}
$$

$$
J=1, K=0
$$

* The next clock edge sets the output to 1
* Jeriput sets the flep-flop to 1

$$
D=Q^{\prime}+Q=1
$$

$J=0, k=1$

* next clock edge resets the output to o
* K input resets it to 0

$$
J=k=1
$$

* The next clock edge complements the output.

$$
D=Q^{\prime}
$$

$$
J=K=0
$$

* The clock edge leaves the output unchanged

$$
D=Q .
$$

4) T Flip-flop:

* Toggle tiop-flop, complementing flip-flop Using J-K flip-flop:
* Obtained from a JK flip-flop when inputs $J$ and $k$ are lied together.

$$
I=0
$$



* a clock edge does not change the output.
$T=1$

$$
\text { * } J=k=1
$$

* a clock edge complements the output.

Application!

* liscful for designing binary counters

Using $D$ flip -flop.

* T Flip-flop car be constructed wits a D flip-thop and an exclusive or gate.
circuit diagram


Graphic Symbol

characteristic Table:

| $T$ | $Q(t+1)$ |  |
| :---: | :---: | :--- |
| 0 | $Q(t)$ | No change |
| 1 | $Q^{\prime}(t)$ | Complement |

Characteristic Equation

$$
Q(t+1)=T \oplus Q=T Q^{\prime}+T^{\prime} Q
$$

$T=0$

$$
\frac{0}{*} \quad D=Q
$$

* No change in the output
$T=1$

$$
\text { * } D=Q^{\prime}
$$

* The output complements

Analysis of clocked Sequential circuits

* Analys is describes what a given circuit will do under certain operat
* The behavior of a clocked sequential cricuit is leandibing determined from the eriputs, the outputs and the state of its flop. flaps
$\rightarrow$ The outputs and the next state are both a function of the inputs and the present state.
$\rightarrow$ Analysis
* Consists of obtaining a table or a diagram for the lime sequence $q$ eriputs, outputs and internal states.
* State Equation
* State Table
* State Diagram.

Example:

step 1:
state Equations

* specify the next state as a function of the present state and criputs.

Ex: 2 D flip-flops $\rightarrow A, B$
input $\rightarrow x$
output $\rightarrow y$

$$
\begin{aligned}
& A(t+1)=A(t) x(t)+B(t) x(t) \\
& B(t+1)=A^{\prime}(t) x(t) \\
& y(t)=[A(t)+B(t)] x^{\prime}(t)
\end{aligned}
$$

$(t+i) \rightarrow$ next state of the flip-flop one clock edge later.

* All the variables on the Boolean expressions are a function of the present state.

$$
\begin{aligned}
A(t+1) & =A x+B x \\
B(t+1) & =A^{\prime}(x) \\
y & =(A+B) x^{\prime}
\end{aligned}
$$

Skep 2:
State Table. / Transition Table

* The lime sequence of inputs, outputs and fup-top states can be enumerated in a state table.
$\rightarrow$ The table consists of four sections
i) Present state
ii) input
iii) next state
iv) output.

Present state $\rightarrow$ states of flip-flops $A$ and $B$ at any given time $t$.
input $\rightarrow$ a value of $x$ for each possible present state.
next-state $\rightarrow$ stales of the flip. flops one clock cycle later at time $t+1$
output $\rightarrow$ value of $y$ at time $t$ for each present state and input condition.


* Listing all binary combinations of present state and inputs
* Next state values are determined from the loge diagram or from the state equations

$$
\begin{aligned}
A(t+1) & =A x+B x \\
B(t+1) & =A^{\prime} x \\
y & =A x^{\prime}+B x^{\prime}
\end{aligned}
$$

pend Form it the Stale Table
$\left.\begin{array}{l}m \text { flip-flops } \\ n \text { inputs }\end{array}\right\} \Rightarrow 2^{m+n}$ rows


State Diagram

* The information available in a state table can be represented graphically in the form of a state diagram.
$\rightarrow$ A state is represented by a circle
$\rightarrow$ the transitions between states are indicated by directed lines connecting the circles.

* The binary number inside each circle identifies the state of the flip-flops.
* The directed lines are labeled witt two binary numbers separated by a slash.
- input value during the present state is labeled first
- The number after the slash gives the output during the present state. With the given input
* The state diagram gives a pictorial view of state transitions
more suitable for human witexpretation of the circuit operation

Output Equations:

* The part of the combinational circuit that generates external outputs is described algebraically by a set of Boolean functions called output equations

Prut Equations:

* The part of the circuit that generates the inputs to flip-flops is described algebraically by a set of Boolean functions called the flep-f lop eriput equations (excitation equations)

$$
D_{Q}=x+y
$$

1
name of the flip flop.
Ex:

$$
\begin{aligned}
& D_{A}=A_{x}+B x \\
& D_{B}=A^{\prime} x \\
& y=(A+B) x^{\prime}
\end{aligned}
$$

a) Analysis with $D$ Flip-flops:

よ $\times$
Input equation: $D_{A}=A \oplus x \oplus y$
$D_{A} \rightarrow$ D flip-flop with output $A$.
$x, y \rightarrow$ inputs.

* No output equations are given.
step 1
$\underline{\text { Logic diagram }}$


Step 2: State Table

* One columir for the present state for flip-flop $A$
* Two columns for the two inputs
* one column for the next state of A.

| Present State | Inputs | Next State |  |
| :---: | :---: | :---: | :---: |
| A | $x$ | $y$ | A |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

* Next slate Values are obtaened from the state equation:

$$
A(t+1)=A \oplus x \oplus y
$$

* State equation is the same as the input equation.

Step 3 .
State Diagram


* The circuit has one flip-flop and two s rates 0,1 $\therefore$ A slash on the directed lines is not needed because there is no output from a combinational circuit
b) Analysis with JK, Flip-Flops:
* To obtain the next state values,
- refer corresponding characteristic table or characteristic equation.
i) Procedure:
$\rightarrow$ The next-state values of a sequential circuit that uses flip-flops such as $J K$ or $T$ type can be absirived using tree following procedure.

1. Determine the fuip-flop input equation in terms of the preserit state and input variables.
2. List the binary values of each in put equation
3. Use the corresponding flip-flop eharacteristic table to determine the next state values in the state table.

Example:

* Two Jk flip-flops A and B
* ore input $x$
* no outputs.

Sequential circuit with JK Flip-flop


Soln:
Step 1:
Flip-flop Input equations:

$$
\begin{array}{ll}
J_{A}=B & k_{A}=B x^{\prime} \\
J_{B}=x^{\prime} & k_{B}=A^{\prime} x+A x^{\prime}=A \oplus x
\end{array}
$$

Step 2: State Table
i) Next stare values using characteristic Table.

* $\left.\begin{array}{l}J_{A}, K_{A} \\ J_{B}, K_{B}\end{array}\right\}$ evaluated using un put equations
* Next state - evaluated using Characteristic Table.

$$
\begin{aligned}
& A \rightarrow J_{A}, K_{B} \\
& B \rightarrow J_{B}, K_{B}
\end{aligned}
$$

| $J$ | $K$ | Next stale |
| :--- | :--- | :--- |
| 0 | 0 | $Q(t)$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $Q^{\prime}(t)$ |

ii) Next State values using state Equations:

* The next state values can be obtained also by evaluating the state equations from the characteristic equation.
Procedure:

1. Determine the flip-flop input equations in terms of the present state and input variables.
2. Substitute the input rations into the flip-flop characteristic equation to obtain the state equations
3. Use the corresponding state equations to determine the next state values in the state table.
Example step: Input equations:
Step: State equations:
characteristic equation for $J K: F / F: Q(E+1)=J Q^{\prime}+K^{\prime} Q$

$$
\begin{aligned}
& A(t+1)=J A^{\prime}+k^{\prime} A \\
& B(t+1)=J B^{\prime}+k^{\prime} B
\end{aligned}
$$

Substitute the in put equations in characteristic ens

$$
\begin{aligned}
A(t+1) & =J_{A} A^{\prime}+K_{A}^{\prime} A \\
& =B A^{\prime}+\left(B x^{\prime}\right)^{\prime} A \\
& =B A^{\prime}+\left(B^{\prime}+x\right) A \\
& =B A^{\prime}+B^{\prime} A+x A \\
A(t+1) & =A^{\prime} B+A B^{\prime}+A x
\end{aligned}
$$

$$
\begin{aligned}
B(t+1) & =J_{B} B^{\prime}+K_{B}^{\prime} B \\
& =x^{\prime} B^{\prime}+\left(A(4 x)^{\prime} B\right. \\
& =B^{\prime} x^{\prime}+\left[A x+A^{\prime} x^{\prime}\right] B \\
B(t+1) & \left.=B^{\prime} x^{\prime}+A B x+A^{\prime} B x^{\prime}\right]
\end{aligned}
$$

Step 3: State Table.
Refu. Previous Table
Step 4: State Diagram:

$\rightarrow$ no outputs
c) Analysis with T Flip-flops:

* Same as JK F(F

Example:


Sol:
Two $T$ Flip-flops $\rightarrow A, B$ input $\rightarrow x$
output $\rightarrow y$
Step 1: Input equations and output equation:

$$
\begin{aligned}
& T_{A}=B x \\
& T_{B}=x \\
& y=A B
\end{aligned}
$$

Step 2: State Table.

* Present stake, input, next state output
* values for the next states can be derived from the state equations
-substitute $T_{A}$ and $T_{B}$ in characteristic equation.

$$
\begin{aligned}
A(t+1) & =T_{A} A^{\prime}+T_{A}^{\prime} A \\
& =(B x) A^{\prime}+(B x)^{\prime} A \\
& =A^{\prime} B x+\left(B^{\prime}+x^{\prime}\right) A \\
A(t+1) & =A^{\prime} B x+A B^{\prime}+A x^{\prime} \\
B(t+1) & =T_{B} \oplus B \\
B(t+1) & =x \oplus B
\end{aligned}
$$

State Table for sequential circuit with T Flip. Flops


Step 3: State Diagram.


* olp depends on the present state only - vidependent of $i / p$
* Present state/outpat

Mealy and Moore Models of Finite state Machines
Two models of Sequential circuits
i) Mealy model
ii) Moore Model.

- They differ only in the way the output is generated.
i) Mealy Model:
* The output is a function of both the present state and the input

Block diagram


EX

* Outp ut $y$ is a function of both input $x$ and the present state of $A$ and $B$

Fig. Analys is of clocked Sequential circuits - iss dam


* The outputs may change if the inputs change during The clock eycle.
* The output is the value that is present immediately before the active edge of the clock.
ii) Moore Model:
* The output is a function of only the present state Block Diagram:

$E K:$
Analysis wite JJ flip.teops - curcuil diagram * output is a function of the present state only.

* The outputs of the sequential circuit. are synchronized with the elock
- because they depend only on flip-flop outputs that are synchronized with the clock.

State Reduction and Assignment

* Simplify a design by reducing the number of gales and flip-flops it uses.
$\rightarrow$ Reducing the number of flip-flops reduces the cost of a circuit.

State Reduction:

* The reduction in the number of flip-flops in a sequential circuit is referred to as the state-reduction problem.
State Reduction Algorithm:
$\rightarrow$ Procedures for reducing the number of states in a state table, while keeping the external input-output requirements unchanged.
* $m$ flip-flops produce $2^{m}$ stales
- A reduction in the number of states may result in the reduction of fip-flops

Example
State diagram


Input sequence: 01010110100 : Initial state: a
step 1: Find the complete sequence

* Each input of 0 or 1 produces an output of or 1
- causes the circuit to go to the next state
state $a$ $a \quad i d j f f a$ input 01010110100 output $0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0$
* The next state is written on the top of the next column.

Step 2: Reduce the number of States
State Table

* Obtain directly from the state diagram.

| Present state | $\frac{\text { Next state }}{x=0} x=1$ | Output <br> $a$ |  | $a$ |
| :---: | :---: | :---: | :---: | :---: |
| $b=0$ | $b=1$ |  |  |  |
| $b$ | $c$ | $d$ | 0 | 0 |
| $c$ | $a$ | $d$ | 0 | 0 |
| $d$ | $e$ | $f$ | 0 | 1 |
| $e$ | $a$ | $f$ | 0 | 1 |
| $f$ | $g$ | $f$ | 0 | 1 |
| $g$ | $a$ | $f$ | 0 | 1 |

* Two stalés are scud to be equivalent if - for each member of the set of inputs: They give exactly the same output and send the circuit either to the same state on to an equivalent state.
* When two stales are equivalent
- One of them can be removed without altering conput-output relationships.
i) States $e$ and $g$ are equivalent
* Both go to states $a$ \&f
outputs 0 \& 1
Reducing the state table.

| Present state | Next state |  | Output <br> $x=0$ <br> $x=0$$\quad x=1$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $a$ | $a$ | $b$ | 0 | 0 |
| $b$ | $c$ | $d$ | 0 | 0 |
| $c$ | $a$ | $d$ | 0 | 0 |
| $d$ | $e$ | $f$ | 0 | 1 |
| $e$ | $a$ | $f$ | 0 | 1 |
| $f$ | $e$ | $f$ | 0 | 1 |

* Remove ' $g$ 'state and replace it with the equivalent state e'
ii) States of and $d$ are equivalent
- state $f$ can be removed and replaced by $d$

Redreed state Table

| Present State | Next state |  | Output <br>  <br> $a$ |  |
| :---: | :---: | :---: | :---: | :---: |
| $a$ | $a$ | $b=1$ | 0 | 0 |
| $b$ | $c$ | $d$ | 0 | 0 |
| $c$ | $a$ | $d$ | 0 | 0 |
| $d$ | $e$ | $d$ | 0 | 1 |
| $e$ | $a$ | $d$ | 0 | 1 |

* Consists of only 5 states

Step 3: Reduced state diagram


Step 4:
List - Input sequence
state $a$ a $b c d e d d e d e a$
Input 01010110100
output 000001110100

* Same as the original
* Reduead the number of stales from seven to five.

State Assignment:

* Assign unique coded binary values to the stales
* For a circuit with m stales, the codes must contain $n$ bits, $2^{n} \geq m$.

3 bits $\rightarrow 8$ states from 000 t $n$
step 5: Assign binary values to stares.

* Use binary counting order
* Use Gray code assignment
* Use one hot assignment.

Threw Possible binary State. Assignments

| Grate | Assignment 1 <br> Binary | Assignment 2 <br> Gray code | Assignment 3 <br> One hot |
| :---: | :---: | :---: | :---: |
| $a$ | 000 | 000 | 00001 |
| $b$ | 001 | 001 | 00010 |
| $c$ | 010 | 011 | 00100 |
| $d$ | 011 | 010 | 01000 |
| $e$ | 100 | 110 | 10000 |

* Cray code $\rightarrow$ only one bit in the code groupehanges when going from one number to the next.
one_not assignment $\rightarrow$ one bit is equal to 1 -uses ane flip-flop per state
* One-hot encoding leads to simpler decoding logic for the next state and output
* one hot machines can be faster than machines with sequential binary encoding.

Reduced State Table with Binary Assignment,'

|  | Next |  | State | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $x=0$ | $x=1$ | $x=0$ | $x=1$ |  |
|  | 000 | 001 | 0 | 0 |  |
| 001 | 010 | 011 | 0 | 0 |  |
| 010 | 000 | 011 | 0 | 0 |  |
| 011 | 100 | 011 | 0 | 1 |  |
| 100 | 000 | 011 | 0 | 1 |  |

## DESIGN PROCEDURE

- Design procedures or methodologies specify hardware that will implement a desired behavior.
- The design effort for small circuits may be manual, but industry relies on automated synthesis tools for designing massive integrated circuits.
- The sequential functionality that is to be implemented by the synthesis tool.
- Illustrate manual methods using D, JK, and T flip-flops.
$\checkmark$ The design of a clocked sequential circuit starts from a set of specifications and culminates in a logic diagram or a list of Boolean functions from which the logic diagram can be obtained.
$\rightarrow$ The first step in the design of sequential circuits is to obtain a state table or an equivalent representation, such as a state diagram.
$\rightarrow$ A synchronous sequential circuit is made up of flip-flops and combinational gates.
$\rightarrow$ The design of the circuit consists of choosing the flip-flops and then finding a combinational gate structure that, together with the flip-flops, produces a circuit which fulfills the stated specifications.
$\rightarrow$ The number of flip-flops is determined from the number of states needed in the circuit and the choice of state assignment codes
$\rightarrow$ Once the type and number of flip-flops are determined, the design process involves a transformation from a sequential circuit problem into a combinational circuit problem.


## The procedure for designing synchronous sequential circuits can be summarized by a list of recommended steps:

1. From the word description and specifications of the desired operation, derive a state diagram for the circuit.
2. Reduce the number of states if necessary.
3. Assign binary values to the states.
4. Obtain the binary-coded state table.
5. Choose the type of flip-flops to be used.
6. Derive the simplified flip-flop input equations and output equations.
7. Draw the logic diagram.

## a) Synthesis Using D Flip-Flops

## Example:

- To design a circuit that detects a sequence of three or more consecutive 1 's in a string of bits coming through an input line
Step 1:
State diagram for sequence detector

- Starting with state S0, the reset state.
- If the input is 0 , the circuit stays in S 0 ,
- If the input is 1 , it goes to state S 1 to indicate that a 1 was detected.
- If the next input is 1 , the change is to state S 2 to indicate the arrival of two consecutive 1's,
- If the input is 0 , the state goes back to S 0 .
- The third consecutive 1 sends the circuit to state S3.
- If more 1's are detected, the circuit stays in S3.
- Any 0 input sends the circuit back to S 0 .
$\checkmark$ In this way, the circuit stays in S3 as long as there are three or more consecutive 1's received.
$\checkmark$ This is a Moore model sequential circuit, since the output is 1 when the circuit is in state S3 and is 0 otherwise.


## Step 2:

## a) Synthesis Using D Flip-Flops

- Assign binary codes to the states and list the state table.

| Present State |  | $\begin{aligned} & \text { Input } \\ & \hline x \end{aligned}$ | Next State |  | Output <br> $\boldsymbol{y}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | B |  | A | B |  |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 |

Step 3:

- Choose two D flip-flops to represent the four states,
- Label their outputs A and B.
- one input x
- one output y.
$\checkmark$ The characteristic equation of the D flip-flop is $\mathrm{Q}(\mathrm{t}+1)=\mathrm{D}_{\mathrm{Q}}$
$\rightarrow$ the next-state values in the state table specify the D input condition for the flip-flop.
$\checkmark$ The flip-flop input equations can be obtained directly from the next-state columns of A and $B$ and expressed in sum-of-minterms form as

$$
\begin{aligned}
A(t+1)=D_{A}(A, B, x) & =\Sigma(3,5,7) \\
B(t+1)=D_{B}(A, B, x) & =\Sigma(1,5,7) \\
y(A, B, x) & =\Sigma(6,7)
\end{aligned}
$$

A, B - present-state values of flip-flops A and B,
x - input
$\mathrm{D}_{\mathrm{A}}, \mathrm{D}_{\mathrm{B}}$-input equations.
y - output

- The minterms for output $y$ are obtained from the output column in the state table.


## Step 4:

## K-Maps for sequence detector


$D_{A}=A x+B x$

$D_{B}=A x+B^{\prime} x$

$y=A B$

- The Boolean equations are simplified by means of the maps
- The simplified equations are

$$
\begin{aligned}
D_{A} & =A x+B x \\
D_{B} & =A x+B^{\prime} x \\
y & =A B
\end{aligned}
$$

Step 5:
Logic diagram of a Moore-type sequence detector


## Excitation Tables

- D-type flip-flops
- The input equations are obtained directly from the next state.
- JK and T types of flip-flops
- In order to determine the input equations for these flip-flops, it is necessary to derive a functional relationship between the state table and the input equations.


## Excitation Table for J-K Flip-flop:

| $\mathbf{Q}(\boldsymbol{t})$ | $\mathbf{Q}(\boldsymbol{t}=\mathbf{1})$ | $\boldsymbol{J}$ | $\boldsymbol{K}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | X | 1 |
| 1 | 1 | X | 0 |

$\checkmark$ There are four possible transitions from the present state to the next state.
$\checkmark$ The required input conditions for each of the four transitions are derived from the information available in the characteristic table.
$\checkmark$ The symbol X in the tables represents a don't-care condition, which means that it does not matter whether the input is 1 or 0 .
$\checkmark$ When both present state and next state are 0 , the J input must remain at 0 and the K input can be either 0 or 1 .
$\checkmark$ Similarly, when both present state and next state are 1 , the K input must remain at 0 , while the J input can be 0 or 1 .
$\checkmark$ If the flip-flop is to have a transition from the 0 -state to the 1 -state, J must be equal to 1 , since the J input sets the flip-flop.
$\checkmark$ Input K may be either 0 or 1 . If $\mathrm{K}=0$, the $\mathrm{J}=1$ condition sets the flip-flop as required;
$\checkmark$ If $\mathrm{K}=1$ and $\mathrm{J}=1$, the flip-flop is complemented and goes from the 0 -state to the 1 -state as required.
$\checkmark$ Therefore, the K input is marked with a don't-care condition for the 0 -to- 1 transition.
$\checkmark$ For a transition from the 1 -state to the 0 -state, we must have $\mathrm{K}=1$, since the K input clears the flip-flop. However, the J input may be either 0 or 1 , since $\mathrm{J}=0$ has no effect and $\mathrm{J}=1$ together with $\mathrm{K}=1$ complements the flip-flop with a resultant transition from the 1 -state to the 0 -state.

## Excitation table for the T flip-flop:

| $\boldsymbol{Q}(\boldsymbol{t})$ | $\boldsymbol{Q}(\boldsymbol{t}=\mathbf{1})$ | $\boldsymbol{T}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

- From the characteristic table,
- when input $\mathrm{T}=1$, the state of the flip-flop is complemented, and
- when $T=0$, the state of the flip-flop remains unchanged.
$\checkmark$ when the state of the flip-flop must remain the same, the requirement is that $\mathrm{T}=0$.
$\checkmark$ When the state of the flip-flop has to be complemented, $T$ must equal 1.


## b) Synthesis Using JK Flip-Flops

## Example:

State Table and JK Flip-Flop Inputs

| Present State |  | $\frac{\text { Input }}{x}$ | Next <br> State |  | Flip-Flop Inputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B |  | A | B | $J_{A}$ | $K_{A}$ | $J_{B}$ | $K_{B}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | X | 1 | X |
| 0 | 1 | 0 | 1 | 0 | 1 | X | X | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | X | X | 0 |
| 1 | 0 | 0 | 1 | 0 | X | 0 | 0 | X |
| 1 | 0 | 1 | 1 | 1 | X | 0 | 1 | X |
| 1 | 1 | 0 | 1 | 1 | X | 0 | X | 0 |
| 1 | 1 | 1 | 0 | 0 | X | 1 | X | 1 |

Step 1:
Maps for J and K input equations


Step 2:
Logic diagram for sequential circuit with JK flip-flops


## c) Synthesis Using T Flip-Flops

## Example:

- Designing a binary counter.
- An n -bit binary counter consists of n flip-flops that can count in binary from 0 to $2^{\mathrm{n}}-1$.


## State Diagram


$\checkmark$ Binary states indicated inside the circles,
$\checkmark$ The flip-flop outputs repeat the binary count sequence with a return to 000 after 111.
$\checkmark$ The directed lines between circles are not marked with input and output values as in other state diagrams.
$\checkmark$ State transitions in clocked sequential circuits are initiated by a clock edge;
$\checkmark$ the flip-flops remain in their present states if no clock is applied.
$\checkmark$ The only input to the circuit is the clock, and the outputs are specified by the present state of the flip-flops.
$\checkmark$ The next state of a counter depends entirely on its present state, and the state transition occurs every time the clock goes through a transition.

## Step 1:

State Table for Three-Bit Counter

| Present State |  |  | Next State |  |  | Flip-Flop Inputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $A_{2}$ | $A_{1}$ | $A_{0}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | $T_{A 2}$ | $T_{A 1}$ | $\boldsymbol{T}_{\text {A0 }}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

- The three flip-flops are symbolized by A2, A1, and A0.
- Binary counters are constructed most efficiently with T flip-flops because of their complement property. The flip-

Step 2:
Maps for three-bit binary counter


Step 3:
Logic diagram of three-bit binary counter


## Registers and Counters

## $\checkmark$ Registers

$\checkmark$ Shift Registers

- A clocked sequential circuit consists of a group of flip-flops and combinational gates.
- Circuits that include flip-flops are usually classified by the function they perform
- Two such circuits are
- registers and
- counters.
- A register is a group of flip-flops, each one of which shares a common clock and is capable of storing one bit of information.
- An n -bit register consists of a group of n flip-flops capable of storing n bits of binary information.
- In addition to the flip-flops, a register may have combinational gates that perform certain data-processing tasks.
■ The flip-flops hold the binary information, and the gates determine how the information is transferred into the register.

Four-bit register


- The common clock input triggers all flip-flops on the positive edge of each pulse, and the binary data available at the four inputs are transferred into the register.
- The value of $\left(\mathrm{I}_{3}, \mathrm{I}_{2}, \mathrm{I}_{1}, \mathrm{I}_{0}\right)$ immediately before the clock edge determines the value of $\left(\mathrm{A}_{3}, \mathrm{~A}_{2}\right.$, $\left.\mathrm{A}_{1}, \mathrm{~A}_{0}\right)$ after the clock edge.
- The four outputs can be sampled at any time to obtain the binary information stored in the register.
- The input Clear_b goes to the active-low R (reset) input of all four flip-flops.
- When this input goes to 0 , all flip-flops are reset asynchronously.
- The Clear_b input is useful for clearing the register to all 0 's prior to its clocked operation.
- The R inputs must be maintained at logic 1 (i.e., de-asserted) during normal clocked operation


## Register with Parallel Load

- Registers with parallel load are a fundamental building block in digital systems.
- Synchronous digital systems have a master clock generator that supplies a continuous train of clock pulses.
- The pulses are applied to all flip-flops and registers in the system.
- The master clock acts like a drum that supplies a constant beat to all parts of the system.
- A separate control signal must be used to decide which register operation will execute at each clock pulse.
- The transfer of new information into a register is referred to as loading or updating the register.
- If all the bits of the register are loaded simultaneously with a common clock pulse, then loading is done in parallel.
- A clock edge applied to the C inputs of the register, load all four inputs in parallel.
- To fully synchronize the system, ensure that all clock pulses arrive at the same time anywhere in the system, so that all flip-flops trigger simultaneously.

Four-bit register with parallel load

- A four-bit data-storage register with a load control input that is directed through gates and into the D inputs of the flip-flops

- The additional gates implement a two-channel mux whose output drives the input to the register with either the data bus or the output of the register.
- The load input to the register determines the action to be taken with each clock pulse. - When the load input is 1 , the data at the four external inputs are transferred into the register with the next positive edge of the clock.
- When the load input is 0 , the outputs of the flip-flops are connected to their respective inputs.
- The feedback connection from output to input is necessary because a D flip-flop does not have a "no change" condition.
- With each clock edge, the D input determines the next state of the register.
- To leave the output unchanged, it is necessary to make the D input equal to the present value of the output
- The transfer of information from the data inputs or the outputs of the register is done simultaneously with all four bits in response to a clock edge.


## SHIFT REGISTERS

$\rightarrow$ A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction, is called a shift register.
$\rightarrow$ The logical configuration of a shift register consists of a chain of flip-flops in cascade, with the output of one flip-flop connected to the input of the next flip-flop.
$\rightarrow$ All flip-flops receive common clock pulses, which activate the shift of data from one stage to the next. The simplest possible shift register is one that uses only flip-flops

## Four-bit shift register



- The output of a given flip-flop is connected to the D input of the flip-flop at its right.
- This shift register is unidirectional (left-to-right).
- Each clock pulse shifts the contents of the register one bit position to the right.
- The configuration does not support a left shift.
- The serial input determines what goes into the leftmost flip-flop during the shift.
- The serial output is taken from the output of the rightmost flip-flop the clock's signal can be suppressed by gating the clock signal to prevent the register from shifting.


## a) Serial Transfer:

- The datapath of a digital system is said to operate in serial mode when information is transferred and manipulated one bit at a time.
- Information is transferred one bit at a time by shifting the bits out of the source register and into the destination register.
- parallel transfer - all the bits of the register are transferred at the same time.
- The serial transfer of information from register A to register B is done with shift registers, Serial transfer from register $\boldsymbol{A}$ to register $\boldsymbol{B}$

- The serial output ( SO ) of register A is connected to the serial input (SI ) of register B.
- To prevent the loss of information stored in the source register, the information in register A is made to circulate by connecting the serial output to its serial input.
- The initial content of register B is shifted out through its serial output and is lost unless it is transferred to a third shift register.
- The shift control input determines when and how many times the registers are shifted.
- an AND gate that allows clock pulses to pass into the CLK terminals only when the shift control is active the shift registers have four bits each.
- Then the control unit that supervises the transfer of data must be designed in such a way that it enables the shift registers, through the shift control signal, for a fixed time of four clock pulses in order to pass an entire word


## Timing diagram


$\checkmark$ The shift control signal is synchronized with the clock and changes value just after the negative edge of the clock.
$\checkmark$ The next four clock pulses find the shift control signal in the active state, so the output of the AND gate connected to the CLK inputs produces four pulses: $\mathrm{T}_{1}, \mathrm{~T}_{2}, \mathrm{~T}_{3}$, and $\mathrm{T}_{4}$.
$\checkmark$ Each rising edge of the pulse causes a shift in both registers.
$\checkmark$ The fourth pulse changes the shift control to 0 , and the shift registers are disabled.

## Example:

- The binary content of A before the shift is 1011 and that of B is 0010 .
- The serial transfer from A to B occurs in four steps

| Timing Pulse | Shift Register $\boldsymbol{A}$ |  |  |  | Shift Register $\boldsymbol{B}$ |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Initial value | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| After $T_{1}$ | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| After $T_{2}$ | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| After $T_{3}$ | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| After $T_{4}$ | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |

$\rightarrow$ With the first pulse, $\mathrm{T}_{1}$, the rightmost bit of A is shifted into the leftmost bit of B and is also circulated into the leftmost position of A.
$\rightarrow$ At the same time, all bits of A and B are shifted one position to the right.
$\rightarrow$ The previous serial output from B in the rightmost position is lost, and its value changes from 0 to 1 .
$\rightarrow$ The next three pulses perform identical operations, shifting the bits of A into B , one at a time.
$\rightarrow$ After the fourth shift, the shift control goes to 0 , and registers A and B both have the value 1011.
$\rightarrow$ The contents of A are copied into B , so that the contents of A remain unchanged i.e., the contents of A are restored to their original value.
$>$ In the parallel mode, information is available from all bits of a register and all bits can be transferred simultaneously during one clock pulse.
$>$ In the serial mode, the registers have a single serial input and a single serial output.
$>$ The information is transferred one bit at a time while the registers are shifted in the same direction.

## b) Serial Addition:

- The two binary numbers to be added serially are stored in two shift registers.
- Beginning with the least significant pair of bits, the circuit adds one pair at a time through a single full-adder (FA) circuit

- The carry out of the full adder is transferred to a D flip-flop, the output of which is then used as the carry input for the next pair of significant bits.
- The sum bit from the $S$ output of the full adder could be transferred into a third shift register.
- By shifting the sum into A while the bits of A are shifted out, it is possible to use one register for storing both the augend and the sum bits.
- The serial input of register B can be used to transfer a new binary number while the addend bits are shifted out during the addition.
$\rightarrow$ The operation of the serial adder is as follows:
- Initially, register A holds the augend, register B holds the addend, and the carry flip-flop is cleared to 0 .
- The outputs (SO) of A and B provide a pair of significant bits for the full adder at x and y.
- Output Q of the flip-flop provides the input carry at z .
- The shift control enables both registers and the carry flip-flop, so at the next clock pulse, both registers are shifted once to the right, the sum bit from $S$ enters the leftmost flip-flop of A, and the output carry is transferred into flip-flop Q.
- The shift control enables the registers for a number of clock pulses equal to the number of bits in the registers.
- For each succeeding clock pulse, a new sum bit is transferred to A, a new carry is transferred to Q , and both registers are shifted once to the right.
- This process continues until the shift control is disabled.
- The addition is accomplished by passing each pair of bits together with the previous carry through a single full-adder circuit and transferring the sum, one bit at a time, into register A.
- Initially, register A and the carry flip-flop are cleared to 0 , and then the first number is added from B .
- While B is shifted through the full adder, a second number is transferred to it through its serial input.
- The second number is then added to the contents of register A , while a third number is transferred serially into register B.
- This can be repeated to perform the addition of two, three, or more four-bit numbers and accumulate their sum in register A.
$\checkmark$ The parallel adder uses registers with a parallel load, whereas the serial adder uses shift registers.
$\checkmark$ The number of full-adder circuits in the parallel adder is equal to the number of bits in the binary numbers, whereas the serial adder requires only one full-adder circuit and a carry flip-flop.
$\checkmark$ Excluding the registers, the parallel adder is a combinational circuit, whereas the serial adder is a sequential circuit which consists of a full adder and a flip-flop that stores the output carry.

The state table that specifies the sequential circuit

| Present State | Inputs |  | Next State | Output | Flip-Flop Inputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{Q}$ | $\boldsymbol{x}$ | $\boldsymbol{y}$ | $\mathbf{Q}$ | $\boldsymbol{S}$ | $\boldsymbol{J}_{\mathbf{Q}}$ | $\boldsymbol{K}_{\mathbf{Q}}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | X |
| 0 | 1 | 0 | 0 | 1 | 0 | X |
| 0 | 1 | 1 | 1 | 0 | 1 | X |
| 1 | 0 | 0 | 0 | 1 | X | 1 |
| 1 | 0 | 1 | 1 | 0 | X | 0 |
| 1 | 1 | 0 | 1 | 0 | X | 0 |
| 1 | 1 | 1 | 1 | 1 | X | 0 |

- The present state of Q is the present value of the carry.
- The present carry in Q is added together with inputs x and y to produce the sum bit in output S.
- The next state of Q is equal to the output carry.
- If a D flip-flop is used for Q , the circuit reduces to the one
$\rightarrow$ If a JK flipflop is used for Q , it is necessary to determine the values of inputs J and K by referring to the excitation table
$\rightarrow$ The two flip-flop input equations and the output equation can be simplified by means of maps to

$$
\begin{aligned}
J_{Q} & =x y \\
K_{Q} & =x^{\prime} y^{\prime}=(x+y)^{\prime} \\
S & =x \oplus y \oplus Q
\end{aligned}
$$

Second form of serial adder


## c) Universal Shift Register:

- If the flip-flop outputs of a shift register are accessible, then information entered serially by shifting can be taken out in parallel from the outputs of the flip-flops.
- If a parallel load capability is added to a shift register, then data entered in parallel can be taken out in serial fashion by shifting the data stored in the register.
- Some shift registers provide the necessary input and output terminals for parallel transfer.
- Shift register has the following capabilities:

1. A clear control to clear the register to 0 .
2. A clock input to synchronize the operations.
3. A shift-right control to enable the shift-right operation and the serial input and output lines associated with the shift right.
4. A shift-left control to enable the shift-left operation and the serial input and output lines associated with the shift left.
5. A parallel-load control to enable a parallel transfer and the n input lines associated with the parallel transfer.
6. n parallel output lines.
7. A control state that leaves the information in the register unchanged in response to the clock. Other shift registers may have only some of the preceding functions, with at least one shift operation.

- A register capable of shifting in one direction only is a unidirectional shift register.
- One that can shift in both directions is a bidirectional shift register.
- If the register has both shifts and parallel-load capabilities, it is referred to as a universal shift register.
The block diagram symbol and the circuit diagram of a four-bit universal shift register that has all the capabilities

Parallel outputs

(b)

Function Table for the Register

| Mode Control |  |  |
| :---: | :---: | :--- |
| $\boldsymbol{s}_{\mathbf{1}}$ | $\boldsymbol{s}_{\mathbf{0}}$ | Register Operation |
| 0 | 0 | No change |
| 0 | 1 | Shift right |
| 1 | 0 | Shift left |
| 1 | 1 | Parallel load |

$\rightarrow$ When $\mathrm{s} 1 \mathrm{~s} 0=01$, terminal 1 of the multiplexer inputs has a path to the D inputs of the flipflops. This causes a shift-right operation, with the serial input transferred into flip-flop A3.
$\rightarrow$ When $\mathrm{s} 1 \mathrm{~s} 0=10$, a shift-left operation results, with the other serial input going into flip-flop A 0 .
$\rightarrow$ Finally, when $\mathrm{s} 1 \mathrm{~s} 0=11$, the binary information on the parallel input lines is transferred into the register simultaneously during the next clock edge.

- It is more economical to use a single line and transmit the information serially, one bit at a time.
- The transmitter accepts the n -bit data in parallel into a shift register and then transmits the data serially along the common line.
- The receiver accepts the data serially into a shift register.
- When all n bits are received, they can be taken from the outputs of the register in parallel.
- The transmitter performs a parallel-to-serial conversion of data and the receiver does a serial-to-parallel conversion.


## d) Types of Shift Register:

i. Serial in/Serial out (SISO)
ii. Serial in/Parallel out (SIPO)
iii. Parallel in/Serial out (PISO)
iv. Parallel in/Parallel out (PIPO)


(iii) Serial in-parallel out

(iii) Parallel in- serial out

(iv) Parallel in- parallel out

## i) Serial-In--Serial-Out Shift Register:

## Shift-right Register:

using D flip-flops, using J-K fl ip-fl ops

(a)


## Operation of the Shift-right Register:

1. To shift a 1 into the flip-flop, $\mathrm{J}=1$ and $\mathrm{K}=0$,
2. To shift a 0 into the flip-flop, $\mathrm{J}=0$ and $\mathrm{K}=1$.

| Timing pulse | $Q_{A}$ | $Q_{B}$ | $Q_{C}$ | $Q_{D}$ | Serial output at $Q_{D}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Initial value | 0 | 0 | 0 | 0 | 0 |
| After $1^{\text {th }}$ clock pulse | 1 | 0 | 0 | 0 | 0 |
| After $2^{\text {nd }}$ clock pulse | 1 | 1 | 0 | 0 | 0 |
| After $3^{\text {rd }}$ clock pulse | 0 | 1 | 1 | 0 | 0 |
| After $4^{\text {th }}$ clock pulse | 1 | 0 | 1 | 1 | 1 |

Example: The entry of the four bits 1010 into the register - Illustration


Four bits (1010) being entered serially into the register


Four bits (1010) being entered serially-shifted out of the register and replaced by all zeros

## Shift-left Register

(a) using D flip-flops, (b) using J-K flip-flops

(a)


Operation of the Shift-left Register

| Timing pulse | $Q_{D}$ | $Q_{C}$ | $Q_{B}$ | $Q_{A}$ | Serial output at $Q_{D}$ |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Initial value | 0 | 0 | 0 | 0 | 0 |
| After $1^{\text {th }}$ clock pulse | 0 | 0 | 0 | 0 | 0 |
| After $2^{\text {nd }}$ clock pulse | 0 | 0 | 0 | 1 | 0 |
| After $3^{\text {rd }}$ clock pulse | 0 | 0 | 1 | 1 | 0 |
| After $4^{\text {th }}$ clock pulse | 0 | 1 | 1 | 1 | 0 |

## ii) Serial-In-Parallel-Out Register:

- Data bits are entered into the register in the same as serial-in serial-out shift register.
- But the output is taken in parallel.
- Once the data are stored, each bit appears on its respective output line and all bits are available simultaneously instead of on a bit-by-bit.




## 8-bit shift register - Logic Diagram



## iii) Parallel-In-Serial-Out Register:

- the bits are entered in parallel i.e., simultaneously into their respective stages on parallel lines.
- There are four data input lines, $\mathrm{X} 0, \mathrm{X} 1, \mathrm{X} 2$ and X 3 for entering data in parallel into the register.
- SHIFT/ LOAD input is the control input, which allows four bits of data to load in parallel into the register.
- When SHIFT/LOAD is LOW, gates G1, G2, G3 and G4 are enabled, allowing each data bit to be applied to the D input of its respective Flip-Flop.
- When a clock pulse is applied, the Flip-Flops with $\mathrm{D}=1$ will set and those with $\mathrm{D}=0$ will reset, thereby storing all four bits simultaneously.

- When SHIFT/LOAD is HIGH, gates G1, G2, G3 and G4 are disabled and gates G5, G6 and G7 are enabled, allowing the data bits to shift right from one stage to the next.
- The OR gates allow either the normal shifting operation or the parallel data-entry operation, depending on which AND gates are enabled by the level on the SHIFT/LOAD input.


## iv) Parallel-In-Parallel-Out Register:

- In this type, there is simultaneous entry of all data bits and the bits appear on parallel outputs simultaneously.



## Counters:

- A register that goes through a prescribed sequence of states upon the application of input pulses is called a counter.
- A counter is essentially a register that goes through a predetermined sequence of binary states.
- The input pulses may be clock pulses, or they may originate from some external source and may occur at a fixed interval of time or at random.
- The sequence of states may follow the binary number sequence or any other sequence of states.
- The gates in the counter are connected in such a way as to produce the prescribed sequence of states.
$x$ Various types of registers are available commercially.
- The simplest register is one that consists of only flip-flops, without any gates.
- A counter that follows the binary number sequence is called a binary counter .
$\rightarrow$ An n -bit binary counter consists of n flip-flops and can count in binary from 0 through $2 \mathrm{n}-1$.


## Counters are available in two categories:

1. Ripple counters (Asynchronous Counters)
2. Synchronous counters.

## 1. Ripple counters:

- In a ripple counter, a flip-flop output transition serves as a source for triggering other flipflops.


## a) Binary Ripple Counter

- The count starts with binary 0 and increments by 1 with each count pulse input.
- After the count of 15 , the counter goes back to 0 to repeat the count.

Binary Count Sequence

| $\boldsymbol{A}_{\mathbf{3}}$ | $\boldsymbol{A}_{\mathbf{2}}$ | $\boldsymbol{A}_{\mathbf{1}}$ | $\boldsymbol{A}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |

$\checkmark$ A binary ripple counter consists of a series connection of complementing flip-flops, with the output of each flip-flop connected to the C input of the next higher order flipflop.
$\checkmark$ The flip-flop holding the least significant bit receives the incoming count pulses
$\checkmark$ Every time that A 0 goes from 1 to 0 , it complements A1.
$\checkmark$ Every time that A1 goes from 1 to 0 , it complements A2.
$\checkmark$ Every time that A2 goes from 1 to 0 , it complements A3 and so on for any other higher order bits of a ripple counter.

## Four-bit binary ripple counter


(a) With $T$ flip-flops

(b) With $D$ flip-flops

Example: The transition from count 0011 to 0100.
$\checkmark$ A0 is complemented with the count pulse.
$\checkmark$ Since A0 goes from 1 to 0 , it triggers A1 and complements it.
$\checkmark$ As a result, A1 goes from 1 to 0 , which in turn complements A2, changing it from 0 to 1.
$\checkmark$ A2 does not trigger A3, because A2 produces a positive transition and the flip-flop responds only to negative transitions.
$\checkmark$ Thus, the count from 0011 to 0100 is achieved by changing the bits one at a time, so the count goes from 0011 to 0010 , then to 0000 , and finally to 0100 .
$\checkmark$ The flip-flops change one at a time in succession, and the signal propagates through the counter in a ripple fashion from one stage to the next.

- The output of each flip-flop is connected to the C input of the next flip-flop in sequence.
- The flip-flop holding the least significant bit receives the incoming count pulses.
- The T inputs of all the flip-flops in (a) are connected to a permanent logic 1, making each flip-flop complement if the signal in its C input goes through a negative transition.
- The bubble in front of the dynamic indicator symbol next to C indicates that the flip-flops respond to the negative-edge transition of the input.
- The negative transition occurs when the output of the previous flip-flop to which C is connected goes from 1 to 0 .


## b) Binary countdown counter:

- A binary counter with a reverse count is called a binary countdown counter .
$\checkmark$ In a countdown counter, the binary count is decremented by 1 with every input count pulse.
$\checkmark$ The count of a four-bit countdown counter starts from binary 15 and continues to binary counts $14,13,12, \ldots, 0$ and then back to 15 .
$\checkmark$ A list of the count sequence of a binary countdown counter shows that the least significant bit is complemented with every count pulse.


## c) BCD Ripple Counter:

- A decimal counter follows a sequence of 10 states and returns to 0 after the count of 9 .
- A counter must have at least four flip-flops to represent each decimal digit, since a decimal digit is represented by a binary code with at least four bits.
- The sequence of states in a decimal counter is dictated by the binary code used to represent a decimal digit.


## State diagram of a decimal BCD counter



- A decimal counter is similar to a binary counter, except that the state after 1001 (the code for decimal digit 9 ) is 0000 (the code for decimal digit 0 ).


Logic 1

- The four outputs are designated by the letter symbol Q , with a numeric subscript equal to the binary weight of the corresponding bit in the BCD code.
- The output of Q1 is applied to the C inputs of both Q2 and Q8 and the output of Q2 is applied to the C input of Q 4 .
- The J and K inputs are connected either to a permanent 1 signal or to outputs of other flipflops.
- Signals that affect the flip-flop transition depend on the way they change from 1 to 0 .
- The operation of the counter can when the C input goes from 1 to 0 , the flip-flop is
- set if J=1
- cleared if $\mathrm{K}=1$,
- complemented if $\mathrm{J}=\mathrm{K}=1$, and
- left unchanged if $\mathrm{J}=\mathrm{K}=0$.


## d) Decade counter:

- The BCD counter is a decade counter

Block diagram of a three-decade decimal BCD counter


- Multiple decade counters can be constructed by connecting BCD counters in cascade, one for each decade.
- The inputs to the second and third decades come from Q8 of the previous decade.
- When Q8 in one decade goes from 1 to 0 , it triggers the count for the next higher order decade while its own decade goes from 9 to 0 .


## 2. Synchronous Counters

- Clock pulses are applied to the inputs of all flip-flops.
- A common clock triggers all flip-flops simultaneously


## a) Binary Counter:

- the flip-flop in the least significant position is complemented with every pulse.
- A flip-flop in any other position is complemented when all the bits in the lower significant positions are equal to 1 .


## Four-bit synchronous binary counter



- The C inputs of all flip-flops are connected to a common clock.
- The counter is enabled by Count_enable.
$\checkmark$ If the enable input is 0 , all J and K inputs are equal to 0 and the clock does not change the state of the counter.
$x$ The first stage, A 0 , has its J and K equal to 1 if the counter is enabled.
$x$ The other J and K inputs are equal to 1 if all previous least significant stages are equal to 1 and the count is enabled.
$x$ The chain of AND gates generates the required logic for the J and K inputs in each stage.
- The counter can be extended to any number of stages, with each stage having an additional flip-flop and an AND gate that gives an output of 1 if all previous flip-flop outputs are 1.
- The flip-flops trigger on the positive edge of the clock.


## b) Up-Down Binary Counter:

- A synchronous countdown binary counter goes through the binary states in reverse order, from 1111 down to 0000 and back to 1111 to repeat the count.
- The bit in the least significant position is complemented with each pulse.
- A bit in any other position is complemented if all lower significant bits are equal to 0 .

- It has an up control input and a down control input.
- When the up input is 1 ,
- the circuit counts up, since the $T$ inputs receive their signals from the values of the previous normal outputs of the flip-flops.
- When the down input is 1 and the up input is 0 ,
- the circuit counts down, since the complemented outputs of the previous flip-flops are applied to the T inputs
- When the up and down inputs are both 0 ,
- the circuit does not change state and remains in the same count.
- When the up and down inputs are both 1 ,
- the circuit counts up.
- This set of conditions ensures that only one operation is performed at any given time.
- The up input has priority over the down input.


## c) BCD Counter

- A BCD counter counts in binary-coded decimal from 0000 to 1001 and back to 0000 .

State table of a BCD counter

| Present State |  |  |  | Next State |  |  |  | Output | Flip-Flop Inputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $Q_{8}$ | $Q_{4}$ | $Q_{2}$ | $Q_{1}$ | $Q_{8}$ | $Q_{4}$ | $Q_{2}$ | $Q_{1}$ | $\boldsymbol{r}$ | TQ ${ }_{8}$ | $T Q_{4}$ | $T Q_{2}$ | $T Q_{1}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |

- The input conditions for the T flip-flops are obtained from the present- and next-state conditions
- The flip-flop input equations can be simplified by means of maps.
- The unused states for minterms 10 to 15 are taken as don't-care terms.
- The simplified functions are

$$
\begin{aligned}
T_{Q_{1}} & =1 \\
T_{Q^{2}} & =Q_{8}^{\prime} Q_{1} \\
T_{Q_{4}} & =Q_{2} Q_{1} \\
T_{Q 8} & =Q_{8} Q_{1}+Q_{4} Q_{2} Q_{1} \\
y & =Q_{8} Q_{1}
\end{aligned}
$$

- The circuit can easily be drawn with four T flip-flops, five AND gates, and one OR gate.
- Synchronous BCD counters can be cascaded to form a counter for decimal numbers of any length.


## d) Binary Counter with Parallel Load:

- Counters employed in digital systems quite often require a parallel-load capability for transferring an initial binary number into the counter prior to the count operation.


The logic diagram of a four-bit register


- When equal to 1 , the input load control disables the count operation and causes a transfer of data from the four data inputs into the four flip-flops.
- If both control inputs are 0 , clock pulses do not change the state of the register.
- The carry output becomes a 1 if all the flip-flops are equal to 1 while the count input is enabled.
- This is the condition for complementing the flip-flop that holds the next significant bit.
- The carry output is useful for expanding the counter to more than four bits


## Function Table for the Counter

| Clear | CLK | Load | Count | Function |
| :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | Clear to 0 |
| 1 | $\uparrow$ | 1 | X | Load inputs |
| 1 | $\uparrow$ | 0 | 1 | Count next binary state |
| 1 | $\uparrow$ | 0 | 0 | No change |

$\checkmark$ The four control inputs- Clear, CLK, Load, and Count - determine the next state.
$x$ The Clear input is asynchronous and, when equal to 0 , causes the counter to be cleared regardless of the presence of clock pulses or other inputs.
$\checkmark$ indicated in the table by the X entries, which symbolize don't-care conditions for the other inputs.
$x$ The Clear input must be in the 1 state for all other operations.
$x$ With the Load and Count inputs both at 0 , the outputs do not change, even when clock pulses are applied.
$x$ A Load input of 1 causes a transfer from inputs I0-I3 into the register during a positive edge of CLK .
$\checkmark$ The input data are loaded into the register regardless of the value of the Count input, because the Count input is inhibited when the Load input is enabled.
$\checkmark$ The Load input must be 0 for the Count input to control the operation of the counter.
$\checkmark$ A counter with a parallel load can be used to generate any desired count sequence.

Two ways to achieve a BCD counter using a counter with parallel load

(a) Using the load input


Inputs have no effect
(b) Using the clear input

## OTHER COUNTERS

- Counters can be designed to generate any desired sequence of states.
- Counters are used to generate timing signals to control the sequence of operations in a digital system.
- Counters can also be constructed by means of shift registers


## a) Divide-by- $\mathbf{N}$ counter (Modulo- $\mathbf{N}$ counter)

- A divide-by- N counter (also known as a modulo- N counter) is a counter that goes through a repeated sequence of N states.
- The sequence may follow the binary count or may be any other arbitrary sequence


## Counter with Unused States

- A circuit with n flip-flops has 2 n binary states

Step 1:
State Transition Diagram


Step 2:
State Table for Counter

| Present State |  |  | Next State |  |  | Flip-Flop Inputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | C | A | B | C | $J_{A}$ | $\kappa_{\text {A }}$ | $J_{B}$ | $K_{B}$ | $J_{c}$ | $K_{\text {c }}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | X | X | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | X | X | 1 | 0 | X |
| 1 | 0 | 0 | 1 | 0 | 1 | X | 0 | 0 | X | 1 | X |
| 1 | 0 | 1 | 1 | 1 | 0 | X | 0 | 1 | X | X | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | X | 1 | X | 1 | 0 | X |

Step 3:

- Flip-flop input equations can be simplified by using minterms 3 and 7 as don't-care conditions.
- Use K-map
$\mathbf{J}_{\mathrm{A}}$ :

$\underline{K}_{\mathbf{A}}$ :
$\mathrm{J}_{\mathrm{B}}$ :

$\mathrm{J}_{\mathrm{B}}=\mathrm{C}$
$\mathbf{K}_{\mathrm{B}}$ :
A

|  | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | 1 |
| 1 | X | X | X | 1 |

$\mathrm{K}_{\mathrm{B}}=1$

Jc:
A

$\underline{K}_{\mathrm{C}}$ :
A


The simplified equations are

$$
\begin{array}{ll}
J_{A}=B & K_{A}=B \\
J_{B}=C & K_{B}=1 \\
J_{C}=B & K_{C}=1
\end{array}
$$

Step 4:
Logic Circuit Diagram


Clock

## b) Ring Counter:

- A ring counter is a circular shift register with only one flip-flop being set at any particular time; all others are cleared.
- The single bit is shifted from one flip-flop to the next to produce the sequence of timing signals.

- The initial value of the register is 1000 and requires Preset/Clear flip-flops.
- The single bit is shifted right with every clock pulse and circulates back from T3 to T0.


## State Diagram



- Each flip-flop is in the 1 state once every four clock cycles and produces one of the four timing signals

$x$ Each output becomes a 1 after the negative-edge transition of a clock pulse and remains 1 during the next clock cycle.

Logic Circuit Diagram (Using D Flip flops)


## Counter and Decoder

$x$ For an alternative design, the timing signals can be generated by a two-bit counter that goes through four distinct states.

$x$ The decoder decodes the four states of the counter and generates the required sequence of timing signals.
$x$ To generate $2^{n}$ timing signals, we need either a shift register with $2^{n}$ flip-flops or an $n$-bit binary counter together with an $n$-to- $2^{n}$-line decoder.

## Example:

- 16 timing signals can be generated with a 16 -bit shift register connected as a ring counter or with a 4-bit binary counter and a 4 -to-16-line decoder.
- In the first case, 16 flip-flops are needed.
- In the second, 4 flip-flops are needed and 16 four-input AND gates for the decoder.
- It is also possible to generate the timing signals with a combination of a shift register and a decoder.


## c) Johnson Counter:

$x$ A $k$-bit ring counter circulates a single bit among the flip-flops to provide $k$ distinguishable states.
$x$ The number of states can be doubled if the shift register is connected as a switch-tail ring counter.
$x$ A $k$-bit switch-tail ring counter will go through a sequence of $2 k$ states.
$x$ Starting from all 0's, each shift operation inserts 1's from the left until the register is filled with all 1 's. In the next sequences, 0 's are inserted from the left until the register is again filled with all 0's.
$\checkmark$ A switch-tail ring counter is a circular shift register with the complemented output of the last flip-flop connected to the input of the first flip-flop.
$x$ The circular connection is made from the complemented output of the rightmost flip-flop to the input of the leftmost flip-flop.
$\checkmark$ The register shifts its contents once to the right with every clock pulse, and at the same time, the complemented value of the $E$ flip-flop is transferred into the $A$ flip-flop.
$x$ Starting from a cleared state, the switch-tail ring counter goes through a sequence of eight states

## Count Sequence and required decoding

| Sequence number | Flip-flop outputs |  |  |  | AND gate required for output |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | E |  |
| 1 | 0 | 0 | 0 | 0 | $A^{\prime} E^{\prime}$ |
| 2 | 1 | 0 | 0 | 0 | $A B^{\prime}$ |
| 3 | 1 | 1 | 0 | 0 | $B C^{\prime}$ |
| 4 | 1 | 1 | 1 | 0 | $C E^{\prime}$ |
| 5 | 1 | 1 | 1 | 1 | $A E$ |
| 6 | 0 | 1 | 1 | 1 | $A^{\prime} B$ |
| 7 | 0 | 0 | 1 | 1 | $B^{\prime} C$ |
| 8 | 0 | 0 | 0 | 1 | $C^{\prime} E$ |

$x$ A Johnson counter is a k -bit switch-tail ring counter with 2 k decoding gates to provide outputs for 2 k timing signals

## Four-stage switch-tail ring counter


$x$ Each gate is enabled during one particular state sequence, the outputs of the gates generate eight timing signals in succession.
$x$ The decoding of a $k$-bit switch-tail ring counter to obtain $2 k$ timing signals follows a regular pattern.
$x$ The all-0's state is decoded by taking the complement of the two extreme flip-flop outputs.
$x$ The all-1's state is decoded by taking the normal outputs of the two extreme flip-flops.
$x$ All other states are decoded from an adjacent 1,0 or 0,1 pattern in the sequence.

Example:

- sequence 7 has an adjacent 0,1 pattern in flip-flops $B$ and $C$.
- The decoded output is then obtained by taking the complement of $B$ and the normal output of $C$, or $B C$.
$>$ Modifying the circuit to avoid undesirable condition when finding itself in an unused states.
$>$ One correcting procedure is to disconnect the output from flip-flop $B$ that goes to the $D$ input of flip-flop $C$ and instead enable the input of flip-flop $C$ by the function

$$
\mathrm{D}_{\mathrm{C}}=(\mathrm{A}+\mathrm{C}) \mathrm{B}
$$

$D_{C}$ is the flip-flop input equation for the $D$ input of flip-flop $C$.

- Johnson counters can be constructed for any number of timing sequences.
- The number of flip-flops needed is one-half the number of timing signals.
- The number of decoding gates is equal to the number of timing signals, and only two-input gates are needed.


## Modulus-N-Counters:

- The counter with ' $n$ ' Flip-Flops has maximum MOD number $2^{n}$.
- Find the number of Flip-Flops (n) required for the desired MOD number (N) using the equation,

$$
\mathbf{2}^{\mathrm{n}} \geq \mathbf{N}
$$

MOD 10 Counter:
$2^{\mathrm{n}}=\mathrm{N}=10$
$2^{3}=8$ less than N .
$2^{4}=16>\mathrm{N}(10)$.

| S.No | Asynchronous (ripple) counter | Synchronous counter |
| :---: | :--- | :--- |
| 1 | All the Flip-Flops are not <br> clocked simultaneously. | All the Flip-Flops are clocked <br> simultaneously. |
| 2 | The delay times of all Flip- <br> Flops are added. Therefore <br> there is considerable <br> propagation delay. | There is minimum propagation delay. |
| 3 | Speed of operation is low | Speed of operation is high. |
| 4 | Logic circuit is very simple <br> even for more number of states. | Design involves complex logic circuit <br> as number of state increases. |
| 5 | Minimum numbers of logic <br> devices are needed. | The number of logic devices is more <br> than ripple counters. |
| 6 | Cheaper than synchronous <br> counters. | Costlier than ripple counters. |

